US 11,888,487 B2
Phase interpolation device and multi-phase clock generation device
Tsung-Han Tsai, Hsinchu (TW); Peng-Fei Lin, Hsinchu (TW); and Kuo-Wei Chi, Hsinchu (TW)
Assigned to REALTEK SEMICONDUCTOR CORP., Hsinchu (TW)
Filed by REALTEK SEMICONDUCTOR CORP., Hsinchu (TW)
Filed on Nov. 30, 2022, as Appl. No. 18/071,794.
Claims priority of application No. 110144763 (TW), filed on Dec. 1, 2021.
Prior Publication US 2023/0170890 A1, Jun. 1, 2023
Int. Cl. H03K 5/135 (2006.01); G06F 1/08 (2006.01); H03K 5/131 (2014.01); H03K 5/00 (2006.01)
CPC H03K 5/135 (2013.01) [G06F 1/08 (2013.01); H03K 5/131 (2013.01); H03K 2005/00058 (2013.01)] 10 Claims
OG exemplary drawing
 
1. A device, comprising:
a digital controller circuit; and
a phase interpolator electrically coupled to the digital controller circuit and including:
a plurality of circuit branches electrically coupled to an output node and controlled by the digital controller circuit to generate an n-th phase clock of N phase clocks between a first input clock and a second input clock, wherein the n-th phase clock serves as an output clock, N is an integer greater than 1, and n is an integer from 1 to N;
wherein each of the plurality of circuit branches includes a first current source and a second current source electrically coupled in series between a supply voltage and a ground voltage, the output node is electrically coupled between the first current source and the second current source, and the phase interpolator further includes a capacitive circuit electrically coupled between the output node and the ground voltage;
wherein a quantity of the plurality of circuit branches is greater than or equal to N×M, M is an integer greater than or equal to 1, and when the digital controller circuit controls the circuit branches to generate the n-th phase clock, the digital controller circuit controls, in response to appearances of rising edges of the first input clock, the plurality of circuit branches to charge the capacitive circuit with (N−n+1)×M ones of the first current source, and the digital controller circuit controls, in response to appearances of rising edges of the second input clock, the plurality of circuit branches to charge the capacitive circuit with N×M ones of the first current source.