| CPC G09G 3/2096 (2013.01) [G09G 3/32 (2013.01); G09G 2300/0857 (2013.01); G09G 2310/0286 (2013.01); G09G 2310/0291 (2013.01); G09G 2330/021 (2013.01)] | 20 Claims |
|
1. A light-emitting diode (LED) driver circuit comprising:
a driver comprising a plurality of data channels, a shift register having an output end, a data latch having a first input end and an output end, the first input end of the data latch being electronically connected to the output end of the shift register; and
a controller comprising a detector having an input end, the input end of the detector being electronically connected to the output end of the data latch, the output end of the data latch configured to output data in the plurality of data channels, and the detector configured to receive data in all of the plurality of data channels and detect whether the data in all of the plurality of data channels is 0,
wherein the controller is configured to control, in response to detecting that the data in all of the plurality of data channels is 0 within a predetermined time period, all of the plurality of data channels to be in a closed state, the predetermined time period being determined based on a duration of an external input signal input to the LED driver circuit, and
wherein the controller comprises:
a counter electrically connected to the detector; and
a signal generator electrically connected to the detector and the counter respectively, and having an output end that outputs a state signal for controlling all the data channels to be in the closed state in response to the data in all the data channels being 0,
wherein the signal generator has a first input end and a second input end, the counter has a first input end and an output end, an output end of the detector is electrically connected to the first input end of the signal generator and the first input end of the counter respectively, and the output end of the counter is electrically connected to the second input end of the signal generator.
|