CPC G06F 3/0619 (2013.01) [G06F 3/0653 (2013.01); G06F 3/0679 (2013.01); G11C 29/10 (2013.01)] | 18 Claims |
1. A semiconductor system comprising:
a controller configured to generate a command and an address for performing a row hammering tracking operation and for performing a precharge operation on a bank on which a tracking write operation of the row hammering tracking operation has been completed; and
a semiconductor device comprising the bank and a row hammering storage circuit, the semiconductor device configured to:
count an active number of the bank that is stored in the row hammering storage circuit by performing a tracking read operation of the row hammering tracking operation based on the command and the address,
then store, in the row hammering circuit, an active number of the bank that is counted by performing the tracking write operation of the row hammering tracking operation, and
perform the precharge operation on the bank based on the command.
|