US 12,189,530 B2
Suppressing cache line modification
Paul J. Moyer, Fort Collins, CO (US)
Assigned to Advanced Micro Devices, Inc., Santa Clara, CA (US)
Filed by Advanced Micro Devices, Inc., Santa Clara, CA (US)
Filed on Mar. 29, 2024, as Appl. No. 18/621,799.
Application 18/621,799 is a continuation of application No. 18/135,555, filed on Apr. 17, 2023, granted, now 11,947,455.
Application 18/135,555 is a continuation of application No. 17/489,702, filed on Sep. 29, 2021, granted, now 11,630,772, issued on Apr. 18, 2023.
Prior Publication US 2024/0241827 A1, Jul. 18, 2024
Int. Cl. G06F 12/08 (2016.01); G06F 12/0802 (2016.01)
CPC G06F 12/0802 (2013.01) [G06F 2212/60 (2013.01)] 20 Claims
OG exemplary drawing
 
1. A system comprising:
a processor; and
a memory operating cooperatively with a cache controller, wherein the memory comprises a coherence directory stored within a cache created to track at least one cache line in the cache via the cache controller; and
the processor suppressing modification of a cache coherence tracking state of the at least one cache line when storing data in the at least one cache line by matching the data to the data to be evicted from the cache line.