US 11,748,240 B2
Scheduling of scenario models for execution within different computer threads and scheduling of memory regions for use with the scenario models
Adnan Hamid, Fremont, CA (US); Kairong Qian, San Jose, CA (US); Kieu Do, San Jose, CA (US); and Joerg Grosse, Munich (DE)
Assigned to Breker Verification Systems, San Jose, CA (US)
Filed by Breker Verification Systems, San Jose, CA (US)
Filed on Nov. 3, 2020, as Appl. No. 17/87,856.
Application 17/087,856 is a continuation of application No. 16/455,642, filed on Jun. 27, 2019, granted, now 10,838,006.
Application 16/455,642 is a continuation of application No. 15/868,940, filed on Jan. 11, 2018, granted, now 10,365,326, issued on Jul. 30, 2019.
Application 15/868,940 is a continuation of application No. 15/497,634, filed on Apr. 26, 2017, granted, now 9,874,608, issued on Jan. 23, 2018.
Application 15/497,634 is a continuation of application No. 15/081,740, filed on Mar. 25, 2016, granted, now 9,651,619, issued on May 16, 2017.
Application 15/081,740 is a continuation of application No. 14/689,649, filed on Apr. 17, 2015, granted, now 9,316,689, issued on Apr. 19, 2016.
Claims priority of provisional application 61/981,711, filed on Apr. 18, 2014.
Prior Publication US 2021/0073113 A1, Mar. 11, 2021
Int. Cl. G01R 31/3177 (2006.01); G06F 30/20 (2020.01); G06F 30/39 (2020.01); G06F 30/331 (2020.01); G06F 3/0484 (2022.01); G06T 11/20 (2006.01); G06F 9/48 (2006.01); G06F 11/36 (2006.01); G01R 31/3181 (2006.01); G06F 30/3323 (2020.01); G06F 11/22 (2006.01); G06F 11/263 (2006.01); G06F 11/25 (2006.01)
CPC G06F 11/3688 (2013.01) [G01R 31/3177 (2013.01); G01R 31/31813 (2013.01); G06F 3/0484 (2013.01); G06F 9/4881 (2013.01); G06F 11/2205 (2013.01); G06F 11/25 (2013.01); G06F 11/263 (2013.01); G06F 30/20 (2020.01); G06F 30/331 (2020.01); G06F 30/3323 (2020.01); G06F 30/39 (2020.01); G06T 11/206 (2013.01)] 19 Claims
OG exemplary drawing
 
1. A method for testing a system-on-a-chip (SoC), comprising:
receiving a plurality of application scenario models, wherein the plurality of application scenario models are associated with a plurality of expected results, wherein each of the plurality of expected results is back propagated via a corresponding one of the plurality of application scenario models to generate a stimulus at an input of the corresponding one of the plurality of application scenario models,
wherein the plurality of application scenario models include a first application scenario model and a second application scenario model, wherein the first application scenario model includes a first plurality of driver scenario models coupled in series and the second application scenario model includes a second plurality of driver scenario models coupled in series, wherein the first plurality of driver scenario models and the second plurality of driver scenario models have at least one driver scenario model in common;
dividing the plurality of application scenario models between a plurality of processing units; and
controlling the plurality of processing units to apply the stimuli to the plurality of application scenario models to facilitate generation of a plurality of test results, wherein the plurality of test results are used for said testing of the SoC.