US 11,726,899 B2
Waveform based reconstruction for emulation
Gagan Vishal Jain, Milpitas, CA (US); Johnson Adaikalasamy, Sunnyvale, CA (US); Alexander John Wakefield, Fort Lauderdale, FL (US); Ritesh Mittal, Sunnyvale, CA (US); Solaiman Rahim, San Francisco, CA (US); and Olivier Coudert, San Francisco, CA (US)
Assigned to Synopsys, Inc., Sunnyvale, CA (US)
Filed by Synopsys, Inc., Mountain View, CA (US)
Filed on Nov. 11, 2021, as Appl. No. 17/454,589.
Application 17/454,589 is a division of application No. 15/811,010, filed on Nov. 13, 2017, granted, now 11,200,149.
Claims priority of provisional application 62/421,167, filed on Nov. 11, 2016.
Prior Publication US 2022/0066909 A1, Mar. 3, 2022
Int. Cl. G06F 11/36 (2006.01); G06F 30/331 (2020.01)
CPC G06F 11/3652 (2013.01) [G06F 11/3636 (2013.01); G06F 11/3656 (2013.01); G06F 30/331 (2020.01)] 20 Claims
OG exemplary drawing
 
1. A non-transitory computer readable medium comprising stored instructions, the instructions when executed by a processor cause the processor to:
receive, from an emulator, waveforms of signals of a plurality of logic circuits of a circuit design, the signals traced by the emulator for a plurality of clock cycles during emulation of the plurality of logic circuits;
obtain a computerized model of the plurality of logic circuits;
identify a subset of logic circuits in the plurality of logic circuits having known inputs;
determine a total number of logic circuits in the subset;
determine, for each logic circuit in the subset, a number of outputs of the logic circuit; and
responsive to determining that the total number of logic circuits in the subset is below a threshold number,
select, from the subset, a first logic circuit having a highest number of outputs;
simulate electronically the first logic circuit by a first processing unit among a plurality of processing units using a first portion of the computerized model corresponding to the first logic circuit; and
generate a first set of waveforms from outputs of the first logic circuit based on the simulation of the first logic circuit.