CPC G01S 7/036 (2013.01) [H01Q 1/3233 (2013.01); H03D 7/125 (2013.01)] | 17 Claims |
1. A multi-input downconversion mixer that comprises:
multiple differential pairs of transistors, each pair having their bases or gates driven by a differential reference signal, having their emitters or sources connected to a common node having a current or voltage driven based on a respective one of multiple radio frequency (RF) signals, and having their collectors or drains each providing a corresponding differential intermediate frequency (IF) signal;
differential output nodes; and
multiple pairs of switches, each pair selectively connecting a respective one of the differential IF signals to the differential output nodes thereby forming a sum of the selectively connected differential IF signals.
|