US 11,916,075 B2
Integrated circuit structure with semiconductor devices and method of fabricating the same
Wei-Lun Hsu, Hsinchu County (TW); Yung-Chien Kung, Tainan (TW); Ming-Tsung Yeh, Taipei (TW); Yan-Hsiu Liu, Tainan (TW); Am-Tay Luy, Zhubei (TW); Yao-Pi Hsu, Zhubei (TW); and Ji-Fu Kung, Taichung (TW)
Assigned to UNITED MICROELECTRONICS CORP., Hsinchu (TW)
Filed by UNITED MICROELECTRONICS CORP., Hsinchu (TW)
Filed on May 10, 2022, as Appl. No. 17/741,123.
Application 16/697,800 is a division of application No. 15/427,512, filed on Feb. 8, 2017, granted, now 10,529,715.
Application 17/741,123 is a continuation of application No. 16/995,941, filed on Aug. 18, 2020, granted, now 11,417,654.
Application 16/995,941 is a continuation of application No. 16/697,800, filed on Nov. 27, 2019, granted, now 10,784,261.
Claims priority of application No. 201710036189.3 (CN), filed on Jan. 17, 2017.
Prior Publication US 2022/0271035 A1, Aug. 25, 2022
Int. Cl. H01L 29/423 (2006.01); H01L 27/092 (2006.01); H01L 21/762 (2006.01); H01L 21/8238 (2006.01); H01L 21/761 (2006.01); H01L 21/8234 (2006.01); H01L 29/78 (2006.01)
CPC H01L 27/0922 (2013.01) [H01L 21/761 (2013.01); H01L 21/76224 (2013.01); H01L 21/823878 (2013.01); H01L 21/823481 (2013.01); H01L 21/823892 (2013.01); H01L 29/7813 (2013.01)] 4 Claims
OG exemplary drawing
 
1. An integrated circuit (IC) structure, comprising:
a substrate having a top surface and a bottom surface oppositely, and the substrate comprising a plurality of regions;
semiconductor devices formed at the substrate and respectively within the plurality of regions; and
an UD trench isolation structure formed in the substrate and surrounding peripheries of each of the plurality of regions for isolating the semiconductor devices within different regions of the plurality of regions;
wherein the UD trench isolation structure penetrates the substrate in its entirety by extending from the top surface to the bottom surface, and a lower surface of the UD trench isolation structure is exposed at the bottom surface;
wherein the plurality of regions comprises a high-side region, a low-side region, a first region and a second region apart from each other by the UD trench isolation structure; and peripheries of the high-side region, the low-side region, the first region and the second region are surrounded by the UD trench isolation structure, wherein the high-side region, the low-side region, the first region and the second region are adjacent to each other;
wherein a first vertical double-diffused metal oxide semiconductor (VDMOS) transistor is formed in the first region; a second VDMOS transistor is formed in the second region; and a first drain region of the first VDMOS transistor is apart from a second drain region of the second VDMOS transistor by the UD trench isolation structure.