CPC H04N 19/52 (2014.11) [H04N 19/119 (2014.11); H04N 19/176 (2014.11)] | 3 Claims |
1. An encoder, comprising:
circuitry; and
memory, wherein
using the memory, the circuitry, in operation, selects an encoding mode from among candidates including a decoder-side motion vector refinement (DMVR) encoding mode and a partition encoding mode,
when the DMVR encoding mode is selected, the circuitry:
obtains a first motion vector for a first image block;
derives a second motion vector from the first motion vector using motion search; and
generates a prediction image for the first image block using the second motion vector; and
when the partition encoding mode is selected, the circuitry:
determines a plurality of non-rectangular partitions in a second image block;
obtains a third motion vector for each non-rectangular partition; and
generates a prediction image for the second image block using the third motion vector, without deriving a fourth motion vector from the third motion vector using motion search.
|